Cadence Extends Collaboration with TSMC, Microsoft to Advance Giga-Scale Physical Verification in the Cloud
April 18, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced an expanded collaboration with TSMC and Microsoft, focusing on accelerating the physical verification of giga-scale digital designs. Through this latest collaboration, mutual customers can shorten design schedules and reduce compute costs by adopting the Cadence® Pegasus™ Physical Verification System and TSMC technologies, leveraging the ready-to-use Cadence CloudBurst™ Platform and Microsoft Azure cloud.
Executing physical verification on large digital designs traditionally consumes significant compute resources for long periods of time—up to days—while requiring high-performance machines with large, expensive physical memory. Given that physical verification is one of the final tasks prior to tapeout, designers are under extreme pressure to meet aggressive design schedules and compute budgets.
The Cadence Pegasus Verification System was built from the ground up for massively distributed implementation on-premises and in the cloud. The Pegasus Verification System’s FlexCompute technology provides dynamic, automated CPU management, saving users from having to specify exact CPU requirements. FlexCompute also optimizes CPU utilization, providing the optimal balance between turnaround time and cloud compute resources. Initial results demonstrated that the Pegasus Verification System in the cloud provided optimal performance and a 20% reduction in cloud compute costs.
“Driven by the constant push to meet consumer demands while coping with increasingly larger design sizes, design teams can look to the cloud to verify designs with flexible compute resources,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Our continued collaboration with Cadence and Microsoft through the TSMC OIP Cloud Alliance has given our mutual customers fast, easy access to our advanced technologies and Cadence’s leading design solutions in a cloud environment running on Microsoft Azure. This collective effort lets customers manage giga-scale designs effectively, so they can achieve significant run-time speedup and bring differentiated products to market sooner, with higher quality.”
“Through our latest work with TSMC and Microsoft, we’ve continued to deliver innovations that help customers resolve their most pressing physical verification design challenges,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “Using our Pegasus Verification System with its FlexCompute technologies and the ready-to-use CloudBurst environment with the Microsoft Azure cloud platform and TSMC’s technologies gives our customers the competitive edge they need to efficiently manage compute costs for time-sensitive chip design projects.”
Mujtaba Hamid, GM Modeling and Simulation at Microsoft Azure, added, “As leading-edge designs create new challenges for engineering teams, we continue to optimize the Microsoft Azure cloud for silicon development to meet the complex, variable infrastructure needs of our mutual customers, extending the limits of giga-scale designs. Our continued collaboration with the Cadence and TSMC teams further advances cost-effective silicon design signoff via the cloud, enabling engineers to meet their time-to-market challenges while managing advanced-node complexity.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.