Imec and SPTS Partner on 3D IC Wafer Stacking Tech
July 16, 2015 | ImecEstimated reading time: 2 minutes
Nano-electronics research center imec and SPTS Technologies, an Orbotech company and supplier of advanced wafer processing solutions for the global semiconductor and related industries, are jointly developing a highly accurate, short cycle-time dry silicon removal and low temperature passivation solution for through-silicon via-middle processing and thinning of the top-wafer in wafer-to-wafer bonding. The companies made the announcement at the SEMICON West event happening this week in San Francisco.
Wafer backside processing is critical for 3D-IC wafer stacking. Today, through-silicon vias (TSV) formed using "via-middle" processing, are typically exposed from the backside of 300mm device wafers by a combination of mechanical grinding and wet or dry etch processes. Dielectric layers are then deposited by plasma enhanced chemical vapour deposition (PECVD) to passivate and mechanically support the exposed TSVs prior to bump/RDL (redistribution) formation, followed by chip-to-wafer or wafer-to-wafer bonding.
To develop an industrially viable 3D-IC technology, the via reveal process requires a shorter cycle time etching process. Additionally, due to accumulating non-uniformities coming from the TSV frontside etching, bonding and grinding processes, variations of a few microns may occur in residual silicon thickness above the via tips. Therefore, a highly selective process to thin TSV liners and smooth post-etch surfaces is essential to achieve the necessary precision and control within wafer uniformity.
Imec and SPTS are developing a dry etching solution that features in-situ end-point detection. This enables controlled and very precise processing. The process achieves the required TSV height while avoiding lengthy and multiple rework steps thus minimizing the overall cost per wafer. Our first results demonstrate that 1,57µm nail height can be controlled within 300nm range.
Figure 1:
To follow the via reveal etch step, imec and SPTS will also work on PECVD dielectric passivation stacks, with SiO and SiN layers deposited at temperatures below 200°C. Films will be engineered to optimise device electrical performance and stress-managed to minimize warpage of the thin die after debonding.
The collaboration will use SPTS’s Versalis fxP system, a single-wafer cluster platform carrying both etch and dielectric deposition modules to be installed into imec’s 300mm packaging line in Q32015.
"Equipment suppliers are key in developing an integrated solution for the challenges of scaling technology into advanced nodes," said An Steegen, senior vice president process technology at imec. "The collaboration with SPTS confirms imec’s direction to accelerate innovation for all our partners by closely interacting with suppliers at an early stage of development."
"Imec plays a critical role in the long term development of the entire semiconductor value chain, from front to back-end," said Kevin Crofton President of SPTS, and Corporate Vice President at Orbotech. "Their pre-competitive work supports the roadmaps of their core customers. Their remit dictates that they work with vendors and processes that are enabling for imec and their partners, and to be selected is a huge endorsement of our capabilities. We look forward to the results and milestones that we will achieve together."
Imec's research into 3D-IC includes key partners such as GLOBALFOUNDRIES, INTEL, Micron, Panasonic, Samsung, SK Hynix, Sony, and TSMC.
Suggested Items
Elementary, Mr. Watson: Ensuring Design Integrity
03/28/2024 | John Watson -- Column: Elementary, Mr. WatsonBack in February, many of us watched the "Big Game." It reminded me of the saying, “It's not how you start that is important, but rather how you finish." It is perfectly okay when you are talking about sports, you get off to a bad first half and need to recover in the second half. However, when it comes to PCB design, this is not a good practice. If things start badly, they usually don't recover. They continue down that same path, costing more money and losing design time.
ASMC 2024 to Showcase AI, Smart Manufacturing and Sustainability to Advance Chip Industry Manufacturing Expertise
03/27/2024 | SEMIMore than 125 experts will offer insights into the latest semiconductor manufacturing strategies and methodologies as hundreds of industry stakeholders gather at the 35th annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC 2024), May 13-16 in Albany, New York.
Mycronic to Showcase More Versatile, High-productivity Assembly Solutions at IPC APEX EXPO 2024
03/27/2024 | MycronicMycronic, the leading Sweden-based electronics assembly solutions provider, will continue to respond to growing customer demand for high-flexibility, high-productivity solutions for zero-defect PCB assembly at IPC APEX EXPO 2024 in Anaheim, CA on April 9 - 11.
IPC APEX EXPO 2024: LPKF—Debunking Depaneling Industry Perceptions
03/27/2024 | Nolan Johnson, I-Connect007In this audio interview, listen to Jake Benz discuss advances in laser depaneling at LPKF. Thanks to advances in laser technology, perceptions about laser depaneling are changing from a low-speed, specialized process to a high volume process suitable for production manufacturing. Benz elaborates on some of the development and engineering that went into creating their latest, most capable depaneling machines.
The Many Complexities of PFAS
03/26/2024 | Marcy LaRont, PCB007 MagazineIn its simplest definition, PFAS is a group of chemicals used to make fluoropolymer coatings and products that resist heat, oil, stains, grease, and water. Fluoropolymer coatings can be in a variety of products. Though this definition is not inaccurate, it can be misleading. Depending on who you ask, there are upward of 10,000 PFAS chemistries that can meet various definitions.