Hyperstone Security Controller S9S Receives FIPS Certification
March 9, 2023 | HyperstoneEstimated reading time: 1 minute
Hyperstone announces its latest security geared controller, the S9S (compatible to host systems up to the SD 7.1 interface), has received two sought after security certifications for its hashing and AES encryption engines. The need for high-level security in the transmission of sensitive data and the prevention of information leakage among government agencies as well as private corporations using industrial-grade storage has dramatically increased in recent years.
The S9S SHA2-256 hashing engine was granted the FIPS-180-4 certification and the AES encryption engine the FIPS 197 for both XTS and CBC modes with en/ decryption with 128 and 256-bit keys.
The AES encryption standard (FIPS-197) is a cryptographic technique recommended for government and industrial use. AES encryption engines utilize the optimized XTS mode specifically to encrypt user data on the NAND flash. “This certification is integral in the design of secure storage systems such as password protected drives, copy protected applications, digital rights management and applications demanding crypto erase functionality, WORM functionality, access control, encrypted partitions and in order to apply for FIPS 140 certifications” adds Axel Mehnert, VP of Marketing and Strategy.
While Hyperstone uses the certified SHA2-256 hashing engine in its firmware verification and secure boot process, the engine is also available alongside the AES engine to customers implementing firmware extensions with the Hyperstone API. This API enables customers to further develop a proprietary firmware and security capabilities of their storage design without disclosing any information. It allows designers of embedded systems to create truly unique, value-added products. The road to a fully certified FIPS-140 system, requires the implementation of at least one FIPS certified algorithm. By integrating Hyperstones S9S controller into a storage design, one automatically meets these requirements while simultaneously having the added potential of the company’s API.
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.