Behind the Design: RAD


Reading time ( words)

This is the tenth post in a series showcasing the winners of the 2014 Technology Leadership Awards.View the previous ones here.

First place winner in the Telecom, Network Controllers, Line Cards category: RAD, Israel.

RAD-logo.png

Design: This board is the main card for 10GbE demarcation point for SLA-based Ethernet business services and mobile backhaul devices.

Design team:

  • Olga Goykhberg, Svetlana Zlotnik, Didier Halimi; Dorit Leizer, and Sharona Manasherov

Design challenges:

  • Considerations of cost savings dictated through hole via technology
  • Considerations of restricted board thickness dictated a maximum number of layers at 14
  • Variants: this board was designed for about 50 different device configurations, which contributed to complexity
  • 10GbE routing:
  • Thermal and mechanical constraints dictated device locations
  • Via minimization; plus no back drilling was allowed for cost reasons
  • Minimum 5mil lines to minimize skin effect
  • Impedance, length matching requirements
  • Localized plane islands were added to avoid critical signals crossing plane gaps
  • Used 0402 decoupling caps within via rows because they needed to be close to the chips and could not be placed on the back side since the design had through via breakouts
  • 95 planes were required within the design

RAD-Award-winning-design-520x429.jpg 

Design tools and team comments:

  • Xpedition® Enterprise
  • An aggressive schedule and high board required the use of Xpedition® concurrent team design technology.
  • The layout design ran concurrently with the electrical design, signal integrity and power integrity analysis.
  • During the layout flow there were lots of design changes. In spite of all of these changes, Xtreme Technology let us continue with the design progress because changing a particular section of the board does not interrupt the process in the other sections. In that way, the layout of the main board ended one day after the electrical development of the product was completed.

Judge’s comment:

  • “Difficult 10GbE and DDR/QDR routing.”

About the Technology Leadership Awards

Started in 1988, this program is the longest running competition of its kind in the electronic design automation (EDA) industry. It recognizes engineers and designers who use innovative methods and design tools to address today’s complex PCB systems design challenges and produce industry-leading products. See the full list of 2014 winners here.

Share

Print


Suggested Items

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.

Bridging the Simulation Tool Divide

04/12/2021 | I-Connect007 Editorial Team
Todd Westerhoff of Siemens EDA recently spoke with the I-Connect007 Editorial Team about the divide between users of high-powered enterprise simulation tools and those who need a more practical tool for everyday use, and how Siemens is working to bridge the gap. Todd also shared his views on why so many engineers do not use simulation, as well as advice for engineers just getting started with simulation tools.

Barry Olney’s High-Speed Simulation Primer

04/09/2021 | I-Connect007 Editorial Team
The I-Connect007 editorial team recently spoke with Barry Olney of iCD about simulation. Barry, a columnist for Design007 Magazine, explains why simulation tools can have such a steep learning curve, and why many design engineers are still not using simulation on complex high-speed designs.



Copyright © 2021 I-Connect007. All rights reserved.